340 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mc_test_checks.py UTC_ARGS: --unique --version 52# RUN: llvm-mc -triple=amdgcn -mcpu=gfx1100 -mattr=+real-true16 -disassemble %s | FileCheck -strict-whitespace -check-prefixes=CHECK,CHECK-TRUE16 %s3# RUN: llvm-mc -triple=amdgcn -mcpu=gfx1200 -mattr=+real-true16 -disassemble %s | FileCheck -strict-whitespace -check-prefixes=CHECK,CHECK-TRUE16 %s4# RUN: llvm-mc -triple=amdgcn -mcpu=gfx1100 -mattr=-real-true16 -disassemble %s | FileCheck -strict-whitespace -check-prefixes=CHECK,CHECK-FAKE16 %s5# RUN: llvm-mc -triple=amdgcn -mcpu=gfx1200 -mattr=-real-true16 -disassemble %s | FileCheck -strict-whitespace -check-prefixes=CHECK,CHECK-FAKE16 %s6 70x00,0x00,0x00,0xcd,0x01,0x05,0x0e,0x048# CHECK: v_interp_p10_f32 v0, v1, v2, v3 wait_exp:09 10# Check that unused bits in the encoding are ignored.110x00,0x00,0x80,0xcd,0x01,0x05,0x0e,0x1c12# CHECK: v_interp_p10_f32 v0, v1, v2, v3 wait_exp:013 140x01,0x00,0x00,0xcd,0x0a,0x29,0x7a,0x0415# CHECK: v_interp_p10_f32 v1, v10, v20, v30 wait_exp:016 170x02,0x00,0x00,0xcd,0x0b,0x2b,0x7e,0x0418# CHECK: v_interp_p10_f32 v2, v11, v21, v31 wait_exp:019 200x03,0x00,0x00,0xcd,0x0c,0x2d,0x82,0x0421# CHECK: v_interp_p10_f32 v3, v12, v22, v32 wait_exp:022 230x00,0x80,0x00,0xcd,0x01,0x05,0x0e,0x0424# CHECK: v_interp_p10_f32 v0, v1, v2, v3 clamp wait_exp:025 260x00,0x00,0x00,0xcd,0x01,0x05,0x0e,0x2427# CHECK: v_interp_p10_f32 v0, -v1, v2, v3 wait_exp:028 290x00,0x00,0x00,0xcd,0x01,0x05,0x0e,0x4430# CHECK: v_interp_p10_f32 v0, v1, -v2, v3 wait_exp:031 320x00,0x00,0x00,0xcd,0x01,0x05,0x0e,0x8433# CHECK: v_interp_p10_f32 v0, v1, v2, -v3 wait_exp:034 350x00,0x01,0x00,0xcd,0x01,0x05,0x0e,0x0436# CHECK: v_interp_p10_f32 v0, v1, v2, v3 wait_exp:137 380x00,0x07,0x00,0xcd,0x01,0x05,0x0e,0x0439# CHECK: v_interp_p10_f32 v0, v1, v2, v3 wait_exp:740 410x00,0x87,0x00,0xcd,0x01,0x05,0x0e,0x0442# CHECK: v_interp_p10_f32 v0, v1, v2, v3 clamp wait_exp:743 440x00,0x00,0x01,0xcd,0x01,0x05,0x0e,0x0445# CHECK: v_interp_p2_f32 v0, v1, v2, v3 wait_exp:046 470x01,0x00,0x01,0xcd,0x0a,0x29,0x7a,0x0448# CHECK: v_interp_p2_f32 v1, v10, v20, v30 wait_exp:049 500x02,0x00,0x01,0xcd,0x0b,0x2b,0x7e,0x0451# CHECK: v_interp_p2_f32 v2, v11, v21, v31 wait_exp:052 530x03,0x00,0x01,0xcd,0x0c,0x2d,0x82,0x0454# CHECK: v_interp_p2_f32 v3, v12, v22, v32 wait_exp:055 560x00,0x80,0x01,0xcd,0x01,0x05,0x0e,0x0457# CHECK: v_interp_p2_f32 v0, v1, v2, v3 clamp wait_exp:058 590x00,0x00,0x01,0xcd,0x01,0x05,0x0e,0x2460# CHECK: v_interp_p2_f32 v0, -v1, v2, v3 wait_exp:061 620x00,0x00,0x01,0xcd,0x01,0x05,0x0e,0x4463# CHECK: v_interp_p2_f32 v0, v1, -v2, v3 wait_exp:064 650x00,0x00,0x01,0xcd,0x01,0x05,0x0e,0x8466# CHECK: v_interp_p2_f32 v0, v1, v2, -v3 wait_exp:067 680x00,0x01,0x01,0xcd,0x01,0x05,0x0e,0x0469# CHECK: v_interp_p2_f32 v0, v1, v2, v3 wait_exp:170 710x00,0x07,0x01,0xcd,0x01,0x05,0x0e,0x0472# CHECK: v_interp_p2_f32 v0, v1, v2, v3 wait_exp:773 740x00,0x87,0x01,0xcd,0x01,0x05,0x0e,0x0475# CHECK: v_interp_p2_f32 v0, v1, v2, v3 clamp wait_exp:776 770x00,0x00,0x02,0xcd,0x01,0x05,0x0e,0x0478# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, v3.l wait_exp:079# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 wait_exp:080 810x00,0x00,0x02,0xcd,0x01,0x05,0x0e,0x2482# CHECK-TRUE16: v_interp_p10_f16_f32 v0, -v1.l, v2, v3.l wait_exp:083# CHECK-FAKE16: v_interp_p10_f16_f32 v0, -v1, v2, v3 wait_exp:084 850x00,0x00,0x02,0xcd,0x01,0x05,0x0e,0x4486# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, -v2, v3.l wait_exp:087# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, -v2, v3 wait_exp:088 890x00,0x00,0x02,0xcd,0x01,0x05,0x0e,0x8490# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, -v3.l wait_exp:091# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, -v3 wait_exp:092 930x00,0x80,0x02,0xcd,0x01,0x05,0x0e,0x0494# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, v3.l clamp wait_exp:095# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 clamp wait_exp:096 970x00,0x01,0x02,0xcd,0x01,0x05,0x0e,0x0498# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, v3.l wait_exp:199# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 wait_exp:1100 1010x00,0x07,0x02,0xcd,0x01,0x05,0x0e,0x04102# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, v3.l wait_exp:7103# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 wait_exp:7104 1050x00,0x08,0x02,0xcd,0x01,0x05,0x0e,0x04106# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.h, v2, v3.l op_sel:[1,0,0,0] wait_exp:0107# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,0] wait_exp:0108 1090x00,0x20,0x02,0xcd,0x01,0x05,0x0e,0x04110# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, v3.h op_sel:[0,0,1,0] wait_exp:0111# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[0,0,1,0] wait_exp:0112 1130x00,0x28,0x02,0xcd,0x01,0x05,0x0e,0x04114# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.h, v2, v3.h op_sel:[1,0,1,0] wait_exp:0115# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[1,0,1,0] wait_exp:0116 1170x00,0x0d,0x02,0xcd,0x01,0x05,0x0e,0x04118# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.h, v2, v3.l op_sel:[1,0,0,0] wait_exp:5119# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,0] wait_exp:5120 1210x00,0xad,0x02,0xcd,0x01,0x05,0x0e,0x04122# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.h, v2, v3.h clamp op_sel:[1,0,1,0] wait_exp:5123# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 clamp op_sel:[1,0,1,0] wait_exp:5124 1250x00,0xad,0x02,0xcd,0x01,0x05,0x0e,0xe4126# CHECK-TRUE16: v_interp_p10_f16_f32 v0, -v1.h, -v2, -v3.h clamp op_sel:[1,0,1,0] wait_exp:5127# CHECK-FAKE16: v_interp_p10_f16_f32 v0, -v1, -v2, -v3 clamp op_sel:[1,0,1,0] wait_exp:5128 1290x00,0x10,0x02,0xcd,0x01,0x05,0x0e,0x04130# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, v3.l op_sel:[0,1,0,0] wait_exp:0131# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[0,1,0,0] wait_exp:0132 1330x00,0x40,0x02,0xcd,0x01,0x05,0x0e,0x04134# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.l, v2, v3.l op_sel:[0,0,0,1] wait_exp:0135# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[0,0,0,1] wait_exp:0136 1370x00,0x78,0x02,0xcd,0x01,0x05,0x0e,0x04138# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.h, v2, v3.h op_sel:[1,1,1,1] wait_exp:0139# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[1,1,1,1] wait_exp:0140 1410x00,0x4d,0x02,0xcd,0x01,0x05,0x0e,0x04142# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.h, v2, v3.l op_sel:[1,0,0,1] wait_exp:5143# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,1] wait_exp:5144 1450x00,0xcd,0x02,0xcd,0x01,0x05,0x0e,0x04146# CHECK-TRUE16: v_interp_p10_f16_f32 v0, v1.h, v2, v3.l clamp op_sel:[1,0,0,1] wait_exp:5147# CHECK-FAKE16: v_interp_p10_f16_f32 v0, v1, v2, v3 clamp op_sel:[1,0,0,1] wait_exp:5148 1490x00,0xcd,0x02,0xcd,0x01,0x05,0x0e,0xe4150# CHECK-TRUE16: v_interp_p10_f16_f32 v0, -v1.h, -v2, -v3.l clamp op_sel:[1,0,0,1] wait_exp:5151# CHECK-FAKE16: v_interp_p10_f16_f32 v0, -v1, -v2, -v3 clamp op_sel:[1,0,0,1] wait_exp:5152 1530x00,0x00,0x03,0xcd,0x01,0x05,0x0e,0x04154# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, v2, v3 wait_exp:0155# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 wait_exp:0156 1570x00,0x00,0x03,0xcd,0x01,0x05,0x0e,0x24158# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, -v1.l, v2, v3 wait_exp:0159# CHECK-FAKE16: v_interp_p2_f16_f32 v0, -v1, v2, v3 wait_exp:0160 1610x00,0x00,0x03,0xcd,0x01,0x05,0x0e,0x44162# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, -v2, v3 wait_exp:0163# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, -v2, v3 wait_exp:0164 1650x00,0x00,0x03,0xcd,0x01,0x05,0x0e,0x84166# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, v2, -v3 wait_exp:0167# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, -v3 wait_exp:0168 1690x00,0x80,0x03,0xcd,0x01,0x05,0x0e,0x04170# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, v2, v3 clamp wait_exp:0171# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 clamp wait_exp:0172 1730x00,0x01,0x03,0xcd,0x01,0x05,0x0e,0x04174# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, v2, v3 wait_exp:1175# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 wait_exp:1176 1770x00,0x07,0x03,0xcd,0x01,0x05,0x0e,0x04178# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, v2, v3 wait_exp:7179# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 wait_exp:7180 1810x00,0x08,0x03,0xcd,0x01,0x05,0x0e,0x04182# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.h, v2, v3 op_sel:[1,0,0,0] wait_exp:0183# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,0] wait_exp:0184 1850x00,0x40,0x03,0xcd,0x01,0x05,0x0e,0x04186# CHECK-TRUE16: v_interp_p2_f16_f32 v0.h, v1.l, v2, v3 op_sel:[0,0,0,1] wait_exp:0187# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 op_sel:[0,0,0,1] wait_exp:0188 1890x00,0x4d,0x03,0xcd,0x01,0x05,0x0e,0x04190# CHECK-TRUE16: v_interp_p2_f16_f32 v0.h, v1.h, v2, v3 op_sel:[1,0,0,1] wait_exp:5191# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,1] wait_exp:5192 1930x00,0xcd,0x03,0xcd,0x01,0x05,0x0e,0x04194# CHECK-TRUE16: v_interp_p2_f16_f32 v0.h, v1.h, v2, v3 clamp op_sel:[1,0,0,1] wait_exp:5195# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 clamp op_sel:[1,0,0,1] wait_exp:5196 1970x00,0xcd,0x03,0xcd,0x01,0x05,0x0e,0xe4198# CHECK-TRUE16: v_interp_p2_f16_f32 v0.h, -v1.h, -v2, -v3 clamp op_sel:[1,0,0,1] wait_exp:5199# CHECK-FAKE16: v_interp_p2_f16_f32 v0, -v1, -v2, -v3 clamp op_sel:[1,0,0,1] wait_exp:5200 2010x00,0x10,0x03,0xcd,0x01,0x05,0x0e,0x04202# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, v2, v3 op_sel:[0,1,0,0] wait_exp:0203# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 op_sel:[0,1,0,0] wait_exp:0204 2050x00,0x20,0x03,0xcd,0x01,0x05,0x0e,0x04206# CHECK-TRUE16: v_interp_p2_f16_f32 v0.l, v1.l, v2, v3 op_sel:[0,0,1,0] wait_exp:0207# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 op_sel:[0,0,1,0] wait_exp:0208 2090x00,0x78,0x03,0xcd,0x01,0x05,0x0e,0x04210# CHECK-TRUE16: v_interp_p2_f16_f32 v0.h, v1.h, v2, v3 op_sel:[1,1,1,1] wait_exp:0211# CHECK-FAKE16: v_interp_p2_f16_f32 v0, v1, v2, v3 op_sel:[1,1,1,1] wait_exp:0212 2130x00,0x00,0x04,0xcd,0x01,0x05,0x0e,0x04214# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, v3.l wait_exp:0215# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 wait_exp:0216 2170x00,0x00,0x04,0xcd,0x01,0x05,0x0e,0x24218# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, -v1.l, v2, v3.l wait_exp:0219# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, -v1, v2, v3 wait_exp:0220 2210x00,0x00,0x04,0xcd,0x01,0x05,0x0e,0x44222# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, -v2, v3.l wait_exp:0223# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, -v2, v3 wait_exp:0224 2250x00,0x00,0x04,0xcd,0x01,0x05,0x0e,0x84226# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, -v3.l wait_exp:0227# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, -v3 wait_exp:0228 2290x00,0x80,0x04,0xcd,0x01,0x05,0x0e,0x04230# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, v3.l clamp wait_exp:0231# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 clamp wait_exp:0232 2330x00,0x01,0x04,0xcd,0x01,0x05,0x0e,0x04234# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, v3.l wait_exp:1235# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 wait_exp:1236 2370x00,0x07,0x04,0xcd,0x01,0x05,0x0e,0x04238# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, v3.l wait_exp:7239# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 wait_exp:7240 2410x00,0x08,0x04,0xcd,0x01,0x05,0x0e,0x04242# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.h, v2, v3.l op_sel:[1,0,0,0] wait_exp:0243# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,0] wait_exp:0244 2450x00,0x20,0x04,0xcd,0x01,0x05,0x0e,0x04246# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, v3.h op_sel:[0,0,1,0] wait_exp:0247# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 op_sel:[0,0,1,0] wait_exp:0248 2490x00,0xad,0x04,0xcd,0x01,0x05,0x0e,0x04250# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.h, v2, v3.h clamp op_sel:[1,0,1,0] wait_exp:5251# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 clamp op_sel:[1,0,1,0] wait_exp:5252 2530x00,0xad,0x04,0xcd,0x01,0x05,0x0e,0xe4254# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, -v1.h, -v2, -v3.h clamp op_sel:[1,0,1,0] wait_exp:5255# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, -v1, -v2, -v3 clamp op_sel:[1,0,1,0] wait_exp:5256 2570x00,0x10,0x04,0xcd,0x01,0x05,0x0e,0x04258# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, v3.l op_sel:[0,1,0,0] wait_exp:0259# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 op_sel:[0,1,0,0] wait_exp:0260 2610x00,0x40,0x04,0xcd,0x01,0x05,0x0e,0x04262# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.l, v2, v3.l op_sel:[0,0,0,1] wait_exp:0263# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 op_sel:[0,0,0,1] wait_exp:0264 2650x00,0x78,0x04,0xcd,0x01,0x05,0x0e,0x04266# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.h, v2, v3.h op_sel:[1,1,1,1] wait_exp:0267# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 op_sel:[1,1,1,1] wait_exp:0268 2690x00,0x4d,0x04,0xcd,0x01,0x05,0x0e,0x04270# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.h, v2, v3.l op_sel:[1,0,0,1] wait_exp:5271# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,1] wait_exp:5272 2730x00,0xcd,0x04,0xcd,0x01,0x05,0x0e,0x04274# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, v1.h, v2, v3.l clamp op_sel:[1,0,0,1] wait_exp:5275# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, v1, v2, v3 clamp op_sel:[1,0,0,1] wait_exp:5276 2770x00,0xcd,0x04,0xcd,0x01,0x05,0x0e,0xe4278# CHECK-TRUE16: v_interp_p10_rtz_f16_f32 v0, -v1.h, -v2, -v3.l clamp op_sel:[1,0,0,1] wait_exp:5279# CHECK-FAKE16: v_interp_p10_rtz_f16_f32 v0, -v1, -v2, -v3 clamp op_sel:[1,0,0,1] wait_exp:5280 2810x00,0x00,0x05,0xcd,0x01,0x05,0x0e,0x04282# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, v2, v3 wait_exp:0283# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 wait_exp:0284 2850x00,0x00,0x05,0xcd,0x01,0x05,0x0e,0x24286# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, -v1.l, v2, v3 wait_exp:0287# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, -v1, v2, v3 wait_exp:0288 2890x00,0x00,0x05,0xcd,0x01,0x05,0x0e,0x44290# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, -v2, v3 wait_exp:0291# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, -v2, v3 wait_exp:0292 2930x00,0x00,0x05,0xcd,0x01,0x05,0x0e,0x84294# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, v2, -v3 wait_exp:0295# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, -v3 wait_exp:0296 2970x00,0x80,0x05,0xcd,0x01,0x05,0x0e,0x04298# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, v2, v3 clamp wait_exp:0299# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 clamp wait_exp:0300 3010x00,0x01,0x05,0xcd,0x01,0x05,0x0e,0x04302# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, v2, v3 wait_exp:1303# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 wait_exp:1304 3050x00,0x07,0x05,0xcd,0x01,0x05,0x0e,0x04306# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, v2, v3 wait_exp:7307# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 wait_exp:7308 3090x00,0x08,0x05,0xcd,0x01,0x05,0x0e,0x04310# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.h, v2, v3 op_sel:[1,0,0,0] wait_exp:0311# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,0] wait_exp:0312 3130x00,0x40,0x05,0xcd,0x01,0x05,0x0e,0x04314# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.h, v1.l, v2, v3 op_sel:[0,0,0,1] wait_exp:0315# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 op_sel:[0,0,0,1] wait_exp:0316 3170x00,0x4d,0x05,0xcd,0x01,0x05,0x0e,0x04318# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.h, v1.h, v2, v3 op_sel:[1,0,0,1] wait_exp:5319# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 op_sel:[1,0,0,1] wait_exp:5320 3210x00,0xcd,0x05,0xcd,0x01,0x05,0x0e,0x04322# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.h, v1.h, v2, v3 clamp op_sel:[1,0,0,1] wait_exp:5323# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 clamp op_sel:[1,0,0,1] wait_exp:5324 3250x00,0xcd,0x05,0xcd,0x01,0x05,0x0e,0xe4326# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.h, -v1.h, -v2, -v3 clamp op_sel:[1,0,0,1] wait_exp:5327# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, -v1, -v2, -v3 clamp op_sel:[1,0,0,1] wait_exp:5328 3290x00,0x10,0x05,0xcd,0x01,0x05,0x0e,0x04330# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, v2, v3 op_sel:[0,1,0,0] wait_exp:0331# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 op_sel:[0,1,0,0] wait_exp:0332 3330x00,0x20,0x05,0xcd,0x01,0x05,0x0e,0x04334# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.l, v1.l, v2, v3 op_sel:[0,0,1,0] wait_exp:0335# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 op_sel:[0,0,1,0] wait_exp:0336 3370x00,0x78,0x05,0xcd,0x01,0x05,0x0e,0x04338# CHECK-TRUE16: v_interp_p2_rtz_f16_f32 v0.h, v1.h, v2, v3 op_sel:[1,1,1,1] wait_exp:0339# CHECK-FAKE16: v_interp_p2_rtz_f16_f32 v0, v1, v2, v3 op_sel:[1,1,1,1] wait_exp:0340