brintos

brintos / llvm-project-archived public Read only

0
0
Text · 876 B · 5fdc717 Raw
14 lines · plain
1# Instructions that are invalid and are correctly rejected but used to emit2# the wrong error message.3#4# RUN: not llvm-mc %s -triple=mips-unknown-linux -show-encoding -mcpu=mips2 \5# RUN:     2>%t16# RUN: FileCheck %s < %t17 8	.set noat9        bc1fl     $fcc7,27        # CHECK: :[[@LINE]]:{{[0-9]+}}: error: non-zero fcc register doesn't exist in current ISA level10        bc1tl     $fcc7,27        # CHECK: :[[@LINE]]:{{[0-9]+}}: error: non-zero fcc register doesn't exist in current ISA level11        scd       $15,-8243($sp)  # CHECK: :[[#@LINE]]:[[#]]: error: instruction requires a CPU feature not currently enabled12        sdl       $a3,-20961($s8) # CHECK: :[[#@LINE]]:[[#]]: error: instruction requires a CPU feature not currently enabled13        sdr       $11,-20423($12) # CHECK: :[[#@LINE]]:[[#]]: error: instruction requires a CPU feature not currently enabled14