143 lines · plain
1# RUN: llvm-mc %s -triple=riscv32 -mattr=+zfinx -M no-aliases \2# RUN: | FileCheck -check-prefix=CHECK-INST %s3# RUN: llvm-mc %s -triple=riscv32 -mattr=+zfinx \4# RUN: | FileCheck -check-prefix=CHECK-ALIAS %s5# RUN: llvm-mc %s -triple=riscv64 -mattr=+zfinx -M no-aliases \6# RUN: | FileCheck -check-prefix=CHECK-INST %s7# RUN: llvm-mc %s -triple=riscv64 -mattr=+zfinx \8# RUN: | FileCheck -check-prefix=CHECK-ALIAS %s9# RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+zfinx %s \10# RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+zfinx -M no-aliases - \11# RUN: | FileCheck -check-prefix=CHECK-INST %s12# RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+zfinx %s \13# RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+zfinx - \14# RUN: | FileCheck -check-prefix=CHECK-ALIAS %s15# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+zfinx %s \16# RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+zfinx -M no-aliases - \17# RUN: | FileCheck -check-prefix=CHECK-INST %s18# RUN: llvm-mc -filetype=obj -triple riscv64 -mattr=+zfinx %s \19# RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+zfinx - \20# RUN: | FileCheck -check-prefix=CHECK-ALIAS %s21 22##===----------------------------------------------------------------------===##23## Assembler Pseudo Instructions (User-Level ISA, Version 2.2, Chapter 20)24##===----------------------------------------------------------------------===##25 26# CHECK-INST: fsgnj.s s1, s2, s227# CHECK-ALIAS: fmv.s s1, s228fmv.s s1, s229# CHECK-INST: fsgnjx.s s1, s2, s230# CHECK-ALIAS: fabs.s s1, s231fabs.s s1, s232# CHECK-INST: fsgnjn.s s2, s3, s333# CHECK-ALIAS: fneg.s s2, s334fneg.s s2, s335 36# CHECK-INST: flt.s tp, s6, s537# CHECK-ALIAS: flt.s tp, s6, s538fgt.s x4, s5, s639# CHECK-INST: fle.s t2, s1, s040# CHECK-ALIAS: fle.s t2, s1, s041fge.s x7, x8, x942 43# The following instructions actually alias instructions from the base ISA.44# However, it only makes sense to support them when the F or Zfinx extension is45# enabled.46# CHECK-INST: csrrs t0, fcsr, zero47# CHECK-ALIAS: frcsr t048frcsr x549# CHECK-INST: csrrw t1, fcsr, t250# CHECK-ALIAS: fscsr t1, t251fscsr x6, x752# CHECK-INST: csrrw zero, fcsr, t353# CHECK-ALIAS: fscsr t354fscsr x2855 56# These are obsolete aliases of frcsr/fscsr. They are accepted by the assembler57# but the disassembler should always print them as the equivalent, new aliases.58# CHECK-INST: csrrs t4, fcsr, zero59# CHECK-ALIAS: frcsr t460frsr x2961# CHECK-INST: csrrw t5, fcsr, t662# CHECK-ALIAS: fscsr t5, t663fssr x30, x3164# CHECK-INST: csrrw zero, fcsr, s065# CHECK-ALIAS: fscsr s066fssr x867 68# CHECK-INST: csrrs t4, frm, zero69# CHECK-ALIAS: frrm t470frrm x2971# CHECK-INST: csrrw t5, frm, t472# CHECK-ALIAS: fsrm t5, t473fsrm x30, x2974# CHECK-INST: csrrw zero, frm, t675# CHECK-ALIAS: fsrm t676fsrm x3177# CHECK-INST: csrrwi a0, frm, 3178# CHECK-ALIAS: fsrmi a0, 3179fsrmi x10, 0x1f80# CHECK-INST: csrrwi zero, frm, 3081# CHECK-ALIAS: fsrmi 3082fsrmi 0x1e83 84# CHECK-INST: csrrs a1, fflags, zero85# CHECK-ALIAS: frflags a186frflags x1187# CHECK-INST: csrrw a2, fflags, a188# CHECK-ALIAS: fsflags a2, a189fsflags x12, x1190# CHECK-INST: csrrw zero, fflags, a391# CHECK-ALIAS: fsflags a392fsflags x1393# CHECK-INST: csrrwi a4, fflags, 2994# CHECK-ALIAS: fsflagsi a4, 2995fsflagsi x14, 0x1d96# CHECK-INST: csrrwi zero, fflags, 2897# CHECK-ALIAS: fsflagsi 2898fsflagsi 0x1c99 100##===----------------------------------------------------------------------===##101## Aliases which omit the rounding mode.102##===----------------------------------------------------------------------===##103 104# CHECK-INST: fmadd.s a0, a1, a2, a3, dyn105# CHECK-ALIAS: fmadd.s a0, a1, a2, a3106fmadd.s x10, x11, x12, x13107# CHECK-INST: fmsub.s a4, a5, a6, a7, dyn108# CHECK-ALIAS: fmsub.s a4, a5, a6, a7109fmsub.s x14, x15, x16, x17110# CHECK-INST: fnmsub.s s2, s3, s4, s5, dyn111# CHECK-ALIAS: fnmsub.s s2, s3, s4, s5112fnmsub.s x18, x19, x20, x21113# CHECK-INST: fnmadd.s s6, s7, s8, s9, dyn114# CHECK-ALIAS: fnmadd.s s6, s7, s8, s9115fnmadd.s x22, x23, x24, x25116# CHECK-INST: fadd.s s10, s11, t3, dyn117# CHECK-ALIAS: fadd.s s10, s11, t3118fadd.s x26, x27, x28119# CHECK-INST: fsub.s t4, t5, t6, dyn120# CHECK-ALIAS: fsub.s t4, t5, t6121fsub.s x29, x30, x31122# CHECK-INST: fmul.s s0, s1, s2, dyn123# CHECK-ALIAS: fmul.s s0, s1, s2124fmul.s s0, s1, s2125# CHECK-INST: fdiv.s s3, s4, s5, dyn126# CHECK-ALIAS: fdiv.s s3, s4, s5127fdiv.s s3, s4, s5128# CHECK-INST: sqrt.s s6, s7, dyn129# CHECK-ALIAS: sqrt.s s6, s7130fsqrt.s s6, s7131# CHECK-INST: fcvt.w.s a0, s5, dyn132# CHECK-ALIAS: fcvt.w.s a0, s5133fcvt.w.s a0, s5134# CHECK-INST: fcvt.wu.s a1, s6, dyn135# CHECK-ALIAS: fcvt.wu.s a1, s6136fcvt.wu.s a1, s6137# CHECK-INST: fcvt.s.w t6, a4, dyn138# CHECK-ALIAS: fcvt.s.w t6, a4139fcvt.s.w t6, a4140# CHECK-INST: fcvt.s.wu s0, a5, dyn141# CHECK-ALIAS: fcvt.s.wu s0, a5142fcvt.s.wu s0, a5143