44 lines · plain
1# Xqcisls - Qualcomm uC Scaled Load Store Extension2# RUN: llvm-mc %s -triple=riscv32 -mattr=+experimental-xqcisls -M no-aliases -show-encoding \3# RUN: | FileCheck -check-prefixes=CHECK-ENC,CHECK-INST %s4# RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+experimental-xqcisls < %s \5# RUN: | llvm-objdump --mattr=+experimental-xqcisls -M no-aliases --no-print-imm-hex -d - \6# RUN: | FileCheck -check-prefix=CHECK-INST %s7# RUN: llvm-mc %s -triple=riscv32 -mattr=+experimental-xqcisls -show-encoding \8# RUN: | FileCheck -check-prefixes=CHECK-ENC,CHECK-INST %s9# RUN: llvm-mc -filetype=obj -triple riscv32 -mattr=+experimental-xqcisls < %s \10# RUN: | llvm-objdump --mattr=+experimental-xqcisls --no-print-imm-hex -d - \11# RUN: | FileCheck -check-prefix=CHECK-INST %s12 13# CHECK-INST: qc.lrb t0, sp, tp, 414# CHECK-ENC: encoding: [0x8b,0x72,0x41,0x88]15qc.lrb x5, x2, x4, 416 17# CHECK-INST: qc.lrh ra, a2, t1, 218# CHECK-ENC: encoding: [0x8b,0x70,0x66,0x94]19qc.lrh x1, x12, x6, 220 21# CHECK-INST: qc.lrw a5, t2, a4, 122# CHECK-ENC: encoding: [0x8b,0xf7,0xe3,0xa2]23qc.lrw x15, x7, x14, 124 25# CHECK-INST: qc.lrbu s1, a1, tp, 726# CHECK-ENC: encoding: [0x8b,0xf4,0x45,0xbe]27qc.lrbu x9, x11, x4, 728 29# CHECK-INST: qc.lrhu a6, t1, a0, 430# CHECK-ENC: encoding: [0x0b,0x78,0xa3,0xc8]31qc.lrhu x16, x6, x10, 432 33# CHECK-INST: qc.srb zero, sp, s0, 334# CHECK-ENC: encoding: [0x2b,0x60,0x81,0xd6]35qc.srb x0, x2, x8, 336 37# CHECK-INST: qc.srh a3, zero, s4, 638# CHECK-ENC: encoding: [0xab,0x66,0x40,0xed]39qc.srh x13, x0, x20, 640 41# CHECK-INST: qc.srw a7, s2, s3, 042# CHECK-ENC: encoding: [0xab,0x68,0x39,0xf1]43qc.srw x17, x18, x19, 044