brintos

brintos / llvm-project-archived public Read only

0
0
Text · 3.2 KiB · a64b734 Raw
86 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --function-signature --scrub-attributes2; RUN: opt -S -passes=argpromotion < %s | FileCheck %s3; Test that we only promote arguments when the caller/callee have compatible4; function attrubtes.5 6target triple = "x86_64-unknown-linux-gnu"7 8define internal fastcc void @no_promote_avx2(ptr %arg, ptr readonly %arg1) #0 {9; CHECK-LABEL: define {{[^@]+}}@no_promote_avx210; CHECK-SAME: (ptr [[ARG:%.*]], ptr readonly [[ARG1:%.*]])11; CHECK-NEXT:  bb:12; CHECK-NEXT:    [[TMP:%.*]] = load <4 x i64>, ptr [[ARG1]]13; CHECK-NEXT:    store <4 x i64> [[TMP]], ptr [[ARG]]14; CHECK-NEXT:    ret void15;16bb:17  %tmp = load <4 x i64>, ptr %arg118  store <4 x i64> %tmp, ptr %arg19  ret void20}21 22define void @no_promote(ptr %arg) #1 {23; CHECK-LABEL: define {{[^@]+}}@no_promote24; CHECK-SAME: (ptr [[ARG:%.*]])25; CHECK-NEXT:  bb:26; CHECK-NEXT:    [[TMP:%.*]] = alloca <4 x i64>, align 3227; CHECK-NEXT:    [[TMP2:%.*]] = alloca <4 x i64>, align 3228; CHECK-NEXT:    call void @llvm.memset.p0.i64(ptr align 32 [[TMP]], i8 0, i64 32, i1 false)29; CHECK-NEXT:    call fastcc void @no_promote_avx2(ptr [[TMP2]], ptr [[TMP]])30; CHECK-NEXT:    [[TMP4:%.*]] = load <4 x i64>, ptr [[TMP2]], align 3231; CHECK-NEXT:    store <4 x i64> [[TMP4]], ptr [[ARG]], align 232; CHECK-NEXT:    ret void33;34bb:35  %tmp = alloca <4 x i64>, align 3236  %tmp2 = alloca <4 x i64>, align 3237  call void @llvm.memset.p0.i64(ptr align 32 %tmp, i8 0, i64 32, i1 false)38  call fastcc void @no_promote_avx2(ptr %tmp2, ptr %tmp)39  %tmp4 = load <4 x i64>, ptr %tmp2, align 3240  store <4 x i64> %tmp4, ptr %arg, align 241  ret void42}43 44define internal fastcc void @promote_avx2(ptr %arg, ptr readonly %arg1) #0 {45; CHECK-LABEL: define {{[^@]+}}@promote_avx246; CHECK-SAME: (ptr [[ARG:%.*]], <4 x i64> [[ARG1_VAL:%.*]])47; CHECK-NEXT:  bb:48; CHECK-NEXT:    store <4 x i64> [[ARG1_VAL]], ptr [[ARG]]49; CHECK-NEXT:    ret void50;51bb:52  %tmp = load <4 x i64>, ptr %arg153  store <4 x i64> %tmp, ptr %arg54  ret void55}56 57define void @promote(ptr %arg) #0 {58; CHECK-LABEL: define {{[^@]+}}@promote59; CHECK-SAME: (ptr [[ARG:%.*]])60; CHECK-NEXT:  bb:61; CHECK-NEXT:    [[TMP:%.*]] = alloca <4 x i64>, align 3262; CHECK-NEXT:    [[TMP2:%.*]] = alloca <4 x i64>, align 3263; CHECK-NEXT:    call void @llvm.memset.p0.i64(ptr align 32 [[TMP]], i8 0, i64 32, i1 false)64; CHECK-NEXT:    [[TMP_VAL:%.*]] = load <4 x i64>, ptr [[TMP]]65; CHECK-NEXT:    call fastcc void @promote_avx2(ptr [[TMP2]], <4 x i64> [[TMP_VAL]])66; CHECK-NEXT:    [[TMP4:%.*]] = load <4 x i64>, ptr [[TMP2]], align 3267; CHECK-NEXT:    store <4 x i64> [[TMP4]], ptr [[ARG]], align 268; CHECK-NEXT:    ret void69;70bb:71  %tmp = alloca <4 x i64>, align 3272  %tmp2 = alloca <4 x i64>, align 3273  call void @llvm.memset.p0.i64(ptr align 32 %tmp, i8 0, i64 32, i1 false)74  call fastcc void @promote_avx2(ptr %tmp2, ptr %tmp)75  %tmp4 = load <4 x i64>, ptr %tmp2, align 3276  store <4 x i64> %tmp4, ptr %arg, align 277  ret void78}79 80; Function Attrs: argmemonly nounwind81declare void @llvm.memset.p0.i64(ptr nocapture writeonly, i8, i64, i1) #282 83attributes #0 = { inlinehint norecurse nounwind uwtable "target-features"="+avx2" }84attributes #1 = { nounwind uwtable }85attributes #2 = { argmemonly nounwind }86