96 lines · plain
1;; AArch64 is arbitralily chosen as a 32/64-bit RISC representative to show the transform in all tests.2 3; RUN: opt < %s -codegenprepare -S -mtriple=aarch64-unknown-unknown | FileCheck %s --check-prefix=ARM644 5; AArch64 widens to 32-bit.6 7define i32 @widen_switch_i16(i32 %a) {8entry:9 %trunc = trunc i32 %a to i1610 switch i16 %trunc, label %sw.default [11 i16 1, label %sw.bb012 i16 -1, label %sw.bb113 ]14 15sw.bb0:16 br label %return17 18sw.bb1:19 br label %return20 21sw.default:22 br label %return23 24return:25 %retval = phi i32 [ -1, %sw.default ], [ 0, %sw.bb0 ], [ 1, %sw.bb1 ]26 ret i32 %retval27 28; ARM64-LABEL: @widen_switch_i16(29; ARM64: %0 = zext i16 %trunc to i3230; ARM64-NEXT: switch i32 %0, label %sw.default [31; ARM64-NEXT: i32 1, label %sw.bb032; ARM64-NEXT: i32 65535, label %sw.bb133}34 35; Widen to 32-bit from a smaller, non-native type.36 37define i32 @widen_switch_i17(i32 %a) {38entry:39 %trunc = trunc i32 %a to i1740 switch i17 %trunc, label %sw.default [41 i17 10, label %sw.bb042 i17 -1, label %sw.bb143 ]44 45sw.bb0:46 br label %return47 48sw.bb1:49 br label %return50 51sw.default:52 br label %return53 54return:55 %retval = phi i32 [ -1, %sw.default ], [ 0, %sw.bb0 ], [ 1, %sw.bb1 ]56 ret i32 %retval57 58; ARM64-LABEL: @widen_switch_i17(59; ARM64: %0 = zext i17 %trunc to i3260; ARM64-NEXT: switch i32 %0, label %sw.default [61; ARM64-NEXT: i32 10, label %sw.bb062; ARM64-NEXT: i32 131071, label %sw.bb163}64 65; If the switch condition is a sign-extended function argument, then the66; condition and cases should be sign-extended rather than zero-extended67; because the sign-extension can be optimized away.68 69define i32 @widen_switch_i16_sext(i2 signext %a) {70entry:71 switch i2 %a, label %sw.default [72 i2 1, label %sw.bb073 i2 -1, label %sw.bb174 ]75 76sw.bb0:77 br label %return78 79sw.bb1:80 br label %return81 82sw.default:83 br label %return84 85return:86 %retval = phi i32 [ -1, %sw.default ], [ 0, %sw.bb0 ], [ 1, %sw.bb1 ]87 ret i32 %retval88 89; ARM64-LABEL: @widen_switch_i16_sext(90; ARM64: %0 = sext i2 %a to i3291; ARM64-NEXT: switch i32 %0, label %sw.default [92; ARM64-NEXT: i32 1, label %sw.bb093; ARM64-NEXT: i32 -1, label %sw.bb194}95 96