56 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 22; RUN: opt < %s -passes=infer-alignment -S | FileCheck %s3 4define void @non_pow2_size(i177 %X) {5; CHECK-LABEL: define void @non_pow2_size6; CHECK-SAME: (i177 [[X:%.*]]) {7; CHECK-NEXT: [[A:%.*]] = alloca i177, align 88; CHECK-NEXT: [[L1:%.*]] = load i177, ptr [[A]], align 89; CHECK-NEXT: store i177 [[X]], ptr [[A]], align 810; CHECK-NEXT: ret void11;12 %A = alloca i177, align 113 %L1 = load i177, ptr %A, align 114 store i177 %X, ptr %A, align 115 ret void16}17 18; TODO: For non-byte-sized vectors, current implementation assumes there is19; padding to the next byte boundary between elements.20@vector_i4 = constant [16 x <2 x i4>] zeroinitializer, align 821 22define void @load_vector_i4(i4 %X) {23; CHECK-LABEL: define void @load_vector_i424; CHECK-SAME: (i4 [[X:%.*]]) {25; CHECK-NEXT: [[PTR_0:%.*]] = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 126; CHECK-NEXT: [[PTR_1:%.*]] = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 227; CHECK-NEXT: [[PTR_2:%.*]] = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 428; CHECK-NEXT: [[PTR_3:%.*]] = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 829; CHECK-NEXT: [[RES_0:%.*]] = load i4, ptr [[PTR_0]], align 130; CHECK-NEXT: [[RES_1:%.*]] = load i4, ptr [[PTR_1]], align 231; CHECK-NEXT: [[RES_2:%.*]] = load i4, ptr [[PTR_2]], align 432; CHECK-NEXT: [[RES_3:%.*]] = load i4, ptr [[PTR_3]], align 833; CHECK-NEXT: store i4 [[X]], ptr [[PTR_0]], align 134; CHECK-NEXT: store i4 [[X]], ptr [[PTR_1]], align 235; CHECK-NEXT: store i4 [[X]], ptr [[PTR_2]], align 436; CHECK-NEXT: store i4 [[X]], ptr [[PTR_3]], align 837; CHECK-NEXT: ret void38;39 %ptr.0 = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 140 %ptr.1 = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 241 %ptr.2 = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 442 %ptr.3 = getelementptr [16 x <2 x i4>], ptr @vector_i4, i64 0, i64 843 44 %res.0 = load i4, ptr %ptr.0, align 145 %res.1 = load i4, ptr %ptr.1, align 146 %res.2 = load i4, ptr %ptr.2, align 147 %res.3 = load i4, ptr %ptr.3, align 148 49 store i4 %X, ptr %ptr.0, align 150 store i4 %X, ptr %ptr.1, align 151 store i4 %X, ptr %ptr.2, align 152 store i4 %X, ptr %ptr.3, align 153 54 ret void55}56