28 lines · plain
1; RUN: opt -mtriple=amdgcn-amd-amdhsa -passes=load-store-vectorizer -S -o - %s | FileCheck %s2; RUN: opt -mtriple=amdgcn-amd-amdhsa -aa-pipeline=basic-aa -passes='function(load-store-vectorizer)' -S -o - %s | FileCheck %s3 4; This is NOT OK to vectorize, as either load may alias either store.5 6; CHECK: load double7; CHECK: store double 0.000000e+00, ptr addrspace(1) %a,8; CHECK: load double9; CHECK: store double 0.000000e+00, ptr addrspace(1) %a.idx.110define amdgpu_kernel void @interleave(ptr addrspace(1) nocapture %a, ptr addrspace(1) nocapture %b, ptr addrspace(1) nocapture readonly %c) #0 {11entry:12 %a.idx.1 = getelementptr inbounds double, ptr addrspace(1) %a, i64 113 %c.idx.1 = getelementptr inbounds double, ptr addrspace(1) %c, i64 114 15 %ld.c = load double, ptr addrspace(1) %c, align 8 ; may alias store to %a16 store double 0.0, ptr addrspace(1) %a, align 817 18 %ld.c.idx.1 = load double, ptr addrspace(1) %c.idx.1, align 8 ; may alias store to %a19 store double 0.0, ptr addrspace(1) %a.idx.1, align 820 21 %add = fadd double %ld.c, %ld.c.idx.122 store double %add, ptr addrspace(1) %b23 24 ret void25}26 27attributes #0 = { nounwind }28