50 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py2; RUN: opt < %s -passes=loop-vectorize -mtriple=riscv64 -mattr=+zve32x,+zvl1024b -S | FileCheck %s3 4; This element type isn't a supported SEW so this shouldn't be interleaved5define void @load_store_zve32x(ptr %p) {6; CHECK-LABEL: @load_store_zve32x(7; CHECK-NEXT: entry:8; CHECK-NEXT: br label [[LOOP:%.*]]9; CHECK: loop:10; CHECK-NEXT: [[I:%.*]] = phi i64 [ 0, [[ENTRY:%.*]] ], [ [[NEXTI:%.*]], [[LOOP]] ]11; CHECK-NEXT: [[OFFSET0:%.*]] = shl i64 [[I]], 112; CHECK-NEXT: [[Q0:%.*]] = getelementptr i64, ptr [[P:%.*]], i64 [[OFFSET0]]13; CHECK-NEXT: [[X0:%.*]] = load i64, ptr [[Q0]], align 814; CHECK-NEXT: [[Y0:%.*]] = add i64 [[X0]], 115; CHECK-NEXT: store i64 [[Y0]], ptr [[Q0]], align 816; CHECK-NEXT: [[OFFSET1:%.*]] = add i64 [[OFFSET0]], 117; CHECK-NEXT: [[Q1:%.*]] = getelementptr i64, ptr [[P]], i64 [[OFFSET1]]18; CHECK-NEXT: [[X1:%.*]] = load i64, ptr [[Q1]], align 819; CHECK-NEXT: [[Y1:%.*]] = add i64 [[X1]], 220; CHECK-NEXT: store i64 [[Y1]], ptr [[Q1]], align 821; CHECK-NEXT: [[NEXTI]] = add i64 [[I]], 122; CHECK-NEXT: [[DONE:%.*]] = icmp eq i64 [[NEXTI]], 102423; CHECK-NEXT: br i1 [[DONE]], label [[EXIT:%.*]], label [[LOOP]]24; CHECK: exit:25; CHECK-NEXT: ret void26;27entry:28 br label %loop29loop:30 %i = phi i64 [0, %entry], [%nexti, %loop]31 32 %offset0 = shl i64 %i, 133 %q0 = getelementptr i64, ptr %p, i64 %offset034 %x0 = load i64, ptr %q035 %y0 = add i64 %x0, 136 store i64 %y0, ptr %q037 38 %offset1 = add i64 %offset0, 139 %q1 = getelementptr i64, ptr %p, i64 %offset140 %x1 = load i64, ptr %q141 %y1 = add i64 %x1, 242 store i64 %y1, ptr %q143 44 %nexti = add i64 %i, 145 %done = icmp eq i64 %nexti, 102446 br i1 %done, label %exit, label %loop47exit:48 ret void49}50