78 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 32; RUN: opt -passes=loop-vectorize -force-vector-width=4 -S %s | FileCheck %s3 4target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"5target triple = "x86_64-unknown-linux-gnu"6 7define i1 @fn(ptr %nno) #0 {8; CHECK-LABEL: define i1 @fn(9; CHECK-SAME: ptr [[NNO:%.*]]) #[[ATTR0:[0-9]+]] {10; CHECK-NEXT: entry:11; CHECK-NEXT: br label [[VECTOR_PH:%.*]]12; CHECK: vector.ph:13; CHECK-NEXT: br label [[VECTOR_BODY:%.*]]14; CHECK: vector.body:15; CHECK-NEXT: [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY]] ]16; CHECK-NEXT: [[VEC_IND:%.*]] = phi <4 x i64> [ <i64 10, i64 9, i64 8, i64 7>, [[VECTOR_PH]] ], [ [[VEC_IND_NEXT:%.*]], [[VECTOR_BODY]] ]17; CHECK-NEXT: [[VEC_PHI:%.*]] = phi <4 x i32> [ zeroinitializer, [[VECTOR_PH]] ], [ [[TMP11:%.*]], [[VECTOR_BODY]] ]18; CHECK-NEXT: [[OFFSET_IDX:%.*]] = sub i64 10, [[INDEX]]19; CHECK-NEXT: [[BROADCAST_SPLATINSERT:%.*]] = insertelement <4 x i64> poison, i64 [[INDEX]], i64 020; CHECK-NEXT: [[BROADCAST_SPLAT:%.*]] = shufflevector <4 x i64> [[BROADCAST_SPLATINSERT]], <4 x i64> poison, <4 x i32> zeroinitializer21; CHECK-NEXT: [[VEC_IV:%.*]] = add <4 x i64> [[BROADCAST_SPLAT]], <i64 0, i64 1, i64 2, i64 3>22; CHECK-NEXT: [[TMP1:%.*]] = icmp ule <4 x i64> [[VEC_IV]], splat (i64 10)23; CHECK-NEXT: [[TMP2:%.*]] = and <4 x i64> [[VEC_IND]], splat (i64 1)24; CHECK-NEXT: [[TMP3:%.*]] = icmp eq <4 x i64> [[TMP2]], zeroinitializer25; CHECK-NEXT: [[TMP23:%.*]] = getelementptr inbounds nuw i32, ptr [[NNO]], i64 [[OFFSET_IDX]]26; CHECK-NEXT: [[TMP4:%.*]] = getelementptr i32, ptr [[TMP23]], i64 027; CHECK-NEXT: [[TMP6:%.*]] = getelementptr i32, ptr [[TMP4]], i64 -328; CHECK-NEXT: [[REVERSE:%.*]] = shufflevector <4 x i1> [[TMP1]], <4 x i1> poison, <4 x i32> <i32 3, i32 2, i32 1, i32 0>29; CHECK-NEXT: [[WIDE_MASKED_LOAD:%.*]] = call <4 x i32> @llvm.masked.load.v4i32.p0(ptr align 4 [[TMP6]], <4 x i1> [[REVERSE]], <4 x i32> poison)30; CHECK-NEXT: [[REVERSE1:%.*]] = shufflevector <4 x i32> [[WIDE_MASKED_LOAD]], <4 x i32> poison, <4 x i32> <i32 3, i32 2, i32 1, i32 0>31; CHECK-NEXT: [[TMP7:%.*]] = shl <4 x i32> [[REVERSE1]], splat (i32 1)32; CHECK-NEXT: [[TMP8:%.*]] = urem <4 x i32> [[TMP7]], splat (i32 10)33; CHECK-NEXT: [[PREDPHI:%.*]] = select <4 x i1> [[TMP3]], <4 x i32> [[TMP8]], <4 x i32> [[REVERSE1]]34; CHECK-NEXT: [[TMP11]] = or <4 x i32> [[PREDPHI]], [[VEC_PHI]]35; CHECK-NEXT: [[TMP12:%.*]] = select <4 x i1> [[TMP1]], <4 x i32> [[TMP11]], <4 x i32> [[VEC_PHI]]36; CHECK-NEXT: [[INDEX_NEXT]] = add nuw i64 [[INDEX]], 437; CHECK-NEXT: [[VEC_IND_NEXT]] = add nsw <4 x i64> [[VEC_IND]], splat (i64 -4)38; CHECK-NEXT: [[TMP13:%.*]] = icmp eq i64 [[INDEX_NEXT]], 1239; CHECK-NEXT: br i1 [[TMP13]], label [[MIDDLE_BLOCK:%.*]], label [[VECTOR_BODY]], !llvm.loop [[LOOP0:![0-9]+]]40; CHECK: middle.block:41; CHECK-NEXT: [[TMP14:%.*]] = call i32 @llvm.vector.reduce.or.v4i32(<4 x i32> [[TMP12]])42; CHECK-NEXT: br label [[FOR_INC35:%.*]]43; CHECK: exit:44; CHECK-NEXT: [[CMP41:%.*]] = icmp eq i32 [[TMP14]], 045; CHECK-NEXT: ret i1 [[CMP41]]46;47entry:48 br label %loop.header49 50loop.header: ; preds = %entry, %loop.latch51 %iv = phi i64 [ 10, %entry ], [ %iv.next, %loop.latch ]52 %sum.01 = phi i32 [ 0, %entry ], [ %sum.1, %loop.latch ]53 %rem4 = and i64 %iv, 154 %cmp21 = icmp eq i64 %rem4, 055 %gep = getelementptr inbounds nuw i32, ptr %nno, i64 %iv56 %0 = load i32, ptr %gep, align 457 br i1 %cmp21, label %if.then, label %loop.latch58 59if.then: ; preds = %loop.header60 %mul = shl i32 %0, 161 %rem27 = urem i32 %mul, 1062 br label %loop.latch63 64loop.latch: ; preds = %loop.header, %if.then65 %rem27.pn = phi i32 [ %rem27, %if.then ], [ %0, %loop.header ]66 %sum.1 = or i32 %rem27.pn, %sum.0167 %iv.next = add nsw i64 %iv, -168 %cmp19.not = icmp eq i64 %iv, 069 br i1 %cmp19.not, label %exit, label %loop.header70 71exit: ; preds = %loop.latch72 %sum.1.lcssa = phi i32 [ %sum.1, %loop.latch ]73 %cmp41 = icmp eq i32 %sum.1.lcssa, 074 ret i1 %cmp4175}76 77attributes #0 = { "target-features"="+avx" }78