41 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 42; RUN: opt -S -passes=slp-vectorizer -mtriple=riscv64-unknown-linux-gnu -mattr=+v < %s | FileCheck %s3 4define <4 x i32> @test(i16 %0, i16 %1) {5; CHECK-LABEL: define <4 x i32> @test(6; CHECK-SAME: i16 [[TMP0:%.*]], i16 [[TMP1:%.*]]) #[[ATTR0:[0-9]+]] {7; CHECK-NEXT: entry:8; CHECK-NEXT: [[TMP2:%.*]] = insertelement <2 x i16> <i16 poison, i16 0>, i16 [[TMP1]], i32 09; CHECK-NEXT: [[TMP3:%.*]] = zext <2 x i16> [[TMP2]] to <2 x i32>10; CHECK-NEXT: [[TMP4:%.*]] = shufflevector <2 x i32> [[TMP3]], <2 x i32> poison, <4 x i32> <i32 0, i32 0, i32 0, i32 1>11; CHECK-NEXT: [[CONV15_I:%.*]] = sext i16 [[TMP0]] to i3212; CHECK-NEXT: [[TMP5:%.*]] = xor <4 x i32> [[TMP4]], splat (i32 -1)13; CHECK-NEXT: [[TMP6:%.*]] = insertelement <4 x i32> <i32 0, i32 poison, i32 poison, i32 poison>, i32 [[CONV15_I]], i32 114; CHECK-NEXT: [[TMP7:%.*]] = shufflevector <4 x i32> [[TMP6]], <4 x i32> poison, <4 x i32> <i32 0, i32 1, i32 1, i32 1>15; CHECK-NEXT: [[TMP8:%.*]] = call <4 x i32> @llvm.smax.v4i32(<4 x i32> [[TMP5]], <4 x i32> [[TMP7]])16; CHECK-NEXT: [[TMP9:%.*]] = and <4 x i32> [[TMP8]], splat (i32 65535)17; CHECK-NEXT: ret <4 x i32> [[TMP9]]18;19entry:20 %conv13.1.i = zext i16 %1 to i3221 %not.i = xor i32 %conv13.1.i, -122 %cond19.i = tail call i32 @llvm.smax.i32(i32 %not.i, i32 0)23 %conv21.i = and i32 %cond19.i, 6553524 %not.1.i = xor i32 %conv13.1.i, -125 %conv15.i = sext i16 %0 to i3226 %cond19.1.i = tail call i32 @llvm.smax.i32(i32 %not.1.i, i32 %conv15.i)27 %conv21.1.i = and i32 %cond19.1.i, 6553528 %not.2.i = xor i32 %conv13.1.i, -129 %cond19.2.i = tail call i32 @llvm.smax.i32(i32 %not.2.i, i32 %conv15.i)30 %conv21.2.i = and i32 %cond19.2.i, 6553531 %conv13.3.i = zext i16 0 to i3232 %not.3.i = xor i32 %conv13.3.i, -133 %cond19.3.i = tail call i32 @llvm.smax.i32(i32 %not.3.i, i32 %conv15.i)34 %conv21.3.i = and i32 %cond19.3.i, 6553535 %ins1 = insertelement <4 x i32> poison, i32 %conv21.i, i32 036 %ins2 = insertelement <4 x i32> %ins1, i32 %conv21.1.i, i32 137 %ins3 = insertelement <4 x i32> %ins2, i32 %conv21.2.i, i32 238 %ins4 = insertelement <4 x i32> %ins3, i32 %conv21.3.i, i32 339 ret <4 x i32> %ins440}41