76 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 52; RUN: opt -S --passes=slp-vectorizer -slp-threshold=-200 -mtriple=x86_64-unknown-linux-gnu < %s | FileCheck %s3 4define i32 @test() {5; CHECK-LABEL: define i32 @test() {6; CHECK-NEXT: [[ENTRY:.*]]:7; CHECK-NEXT: br label %[[FUNC_135_EXIT_I:.*]]8; CHECK: [[FUNC_135_EXIT_I]]:9; CHECK-NEXT: [[G_228_PROMOTED166_I1105_I:%.*]] = phi i32 [ 0, %[[ENTRY]] ]10; CHECK-NEXT: [[TMP0:%.*]] = insertelement <8 x i32> <i32 poison, i32 poison, i32 poison, i32 poison, i32 0, i32 poison, i32 poison, i32 poison>, i32 [[G_228_PROMOTED166_I1105_I]], i32 011; CHECK-NEXT: [[TMP1:%.*]] = shufflevector <8 x i32> [[TMP0]], <8 x i32> poison, <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 4, i32 poison, i32 poison, i32 poison>12; CHECK-NEXT: [[TMP2:%.*]] = add <8 x i32> <i32 0, i32 0, i32 0, i32 0, i32 0, i32 poison, i32 poison, i32 poison>, [[TMP1]]13; CHECK-NEXT: [[TMP11:%.*]] = shufflevector <8 x i32> [[TMP2]], <8 x i32> poison, <16 x i32> <i32 0, i32 0, i32 0, i32 1, i32 1, i32 1, i32 1, i32 2, i32 2, i32 2, i32 2, i32 3, i32 3, i32 3, i32 3, i32 4>14; CHECK-NEXT: [[TMP12:%.*]] = icmp ugt <16 x i32> [[TMP11]], zeroinitializer15; CHECK-NEXT: [[TMP13:%.*]] = icmp ult <16 x i32> [[TMP11]], zeroinitializer16; CHECK-NEXT: [[TMP14:%.*]] = shufflevector <16 x i1> [[TMP12]], <16 x i1> [[TMP13]], <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 31>17; CHECK-NEXT: [[TMP15:%.*]] = call i1 @llvm.vector.reduce.xor.v16i1(<16 x i1> [[TMP14]])18; CHECK-NEXT: [[TMP16:%.*]] = zext i1 [[TMP15]] to i1619; CHECK-NEXT: br label %[[IF_THEN_SINK_SPLIT_I:.*]]20; CHECK: [[FOR_COND7_PREHEADER_I1132_1_I:.*]]:21; CHECK-NEXT: br label %[[IF_THEN_SINK_SPLIT_I]]22; CHECK: [[IF_THEN_SINK_SPLIT_I]]:23; CHECK-NEXT: [[XOR58_5_I_I1203_3_3_SINK_I:%.*]] = phi i16 [ 0, %[[FOR_COND7_PREHEADER_I1132_1_I]] ], [ [[TMP16]], %[[FUNC_135_EXIT_I]] ]24; CHECK-NEXT: ret i32 025;26entry:27 br label %func_135.exit.i28 29func_135.exit.i:30 %g_228.promoted166.i1105.i = phi i32 [ 0, %entry ]31 %cmp55.i.i1199.i = icmp ugt i32 %g_228.promoted166.i1105.i, 032 %cmp55.1.i.i1200.i = icmp ugt i32 %g_228.promoted166.i1105.i, 033 %cmp55.2.i.i1201.i = icmp ugt i32 %g_228.promoted166.i1105.i, 034 %cmp55.3.i.i1202.i = icmp ugt i32 %g_228.promoted166.i1105.i, 035 %0 = xor i1 %cmp55.2.i.i1201.i, %cmp55.3.i.i1202.i36 %1 = xor i1 %cmp55.1.i.i1200.i, %037 %2 = xor i1 %cmp55.i.i1199.i, %138 %dec.i.i1204.i = add i32 %g_228.promoted166.i1105.i, 039 %cmp55.i.i1199.1.i = icmp ugt i32 %dec.i.i1204.i, 040 %cmp55.1.i.i1200.1.i = icmp ugt i32 %dec.i.i1204.i, 041 %cmp55.2.i.i1201.1.i = icmp ugt i32 %dec.i.i1204.i, 042 %cmp55.3.i.i1202.1.i = icmp ugt i32 %dec.i.i1204.i, 043 %3 = xor i1 %cmp55.2.i.i1201.1.i, %cmp55.3.i.i1202.1.i44 %4 = xor i1 %cmp55.1.i.i1200.1.i, %345 %5 = xor i1 %cmp55.i.i1199.1.i, %446 %6 = xor i1 %2, %547 %dec.i.i1204.1.i = add i32 %g_228.promoted166.i1105.i, 048 %cmp55.i.i1199.2.i = icmp ugt i32 %dec.i.i1204.1.i, 049 %cmp55.1.i.i1200.2.i = icmp ugt i32 %dec.i.i1204.1.i, 050 %cmp55.2.i.i1201.2.i = icmp ugt i32 %dec.i.i1204.1.i, 051 %cmp55.3.i.i1202.2.i = icmp ugt i32 %dec.i.i1204.1.i, 052 %7 = add i32 0, 053 %8 = icmp ult i32 %7, 054 %9 = xor i1 %cmp55.3.i.i1202.2.i, %855 %10 = xor i1 %cmp55.2.i.i1201.2.i, %956 %11 = xor i1 %cmp55.1.i.i1200.2.i, %1057 %12 = xor i1 %cmp55.i.i1199.2.i, %1158 %13 = xor i1 %12, %659 %dec.i.i1204.2.i = add i32 %g_228.promoted166.i1105.i, 060 %cmp55.i.i1199.3.i = icmp ugt i32 %dec.i.i1204.2.i, 061 %cmp55.1.i.i1200.3.i = icmp ugt i32 %dec.i.i1204.2.i, 062 %cmp55.2.i.i1201.3.i = icmp ugt i32 %dec.i.i1204.2.i, 063 %14 = xor i1 %cmp55.1.i.i1200.3.i, %cmp55.2.i.i1201.3.i64 %15 = xor i1 %cmp55.i.i1199.3.i, %1465 %16 = xor i1 %15, %1366 %17 = zext i1 %16 to i1667 br label %if.then.sink.split.i68 69for.cond7.preheader.i1132.1.i:70 br label %if.then.sink.split.i71 72if.then.sink.split.i:73 %xor58.5.i.i1203.3.3.sink.i = phi i16 [ 0, %for.cond7.preheader.i1132.1.i ], [ %17, %func_135.exit.i ]74 ret i32 075}76