86 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py2; RUN: opt < %s -passes=slp-vectorizer -S -mcpu=corei7-avx | FileCheck %s --check-prefixes=ANY,AVX3; RUN: opt < %s -passes=slp-vectorizer -slp-max-reg-size=128 -S -mcpu=corei7-avx | FileCheck %s --check-prefixes=ANY,MAX1284 5target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"6target triple = "x86_64-unknown-linux-gnu"7 8define void @store_chains(ptr %x) {9; AVX-LABEL: @store_chains(10; AVX-NEXT: [[TMP2:%.*]] = load <4 x double>, ptr [[X:%.*]], align 811; AVX-NEXT: [[TMP3:%.*]] = fadd <4 x double> [[TMP2]], [[TMP2]]12; AVX-NEXT: [[TMP4:%.*]] = fadd <4 x double> [[TMP3]], [[TMP2]]13; AVX-NEXT: store <4 x double> [[TMP4]], ptr [[X]], align 814; AVX-NEXT: ret void15;16; MAX128-LABEL: @store_chains(17; MAX128-NEXT: [[TMP2:%.*]] = load <2 x double>, ptr [[X:%.*]], align 818; MAX128-NEXT: [[TMP3:%.*]] = fadd <2 x double> [[TMP2]], [[TMP2]]19; MAX128-NEXT: [[TMP4:%.*]] = fadd <2 x double> [[TMP3]], [[TMP2]]20; MAX128-NEXT: store <2 x double> [[TMP4]], ptr [[X]], align 821; MAX128-NEXT: [[TMP6:%.*]] = getelementptr inbounds double, ptr [[X]], i64 222; MAX128-NEXT: [[TMP8:%.*]] = load <2 x double>, ptr [[TMP6]], align 823; MAX128-NEXT: [[TMP9:%.*]] = fadd <2 x double> [[TMP8]], [[TMP8]]24; MAX128-NEXT: [[TMP10:%.*]] = fadd <2 x double> [[TMP9]], [[TMP8]]25; MAX128-NEXT: store <2 x double> [[TMP10]], ptr [[TMP6]], align 826; MAX128-NEXT: ret void27;28 %1 = load double, ptr %x, align 829 %2 = fadd double %1, %130 %3 = fadd double %2, %131 store double %3, ptr %x, align 832 %4 = getelementptr inbounds double, ptr %x, i64 133 %5 = load double, ptr %4, align 834 %6 = fadd double %5, %535 %7 = fadd double %6, %536 store double %7, ptr %4, align 837 %8 = getelementptr inbounds double, ptr %x, i64 238 %9 = load double, ptr %8, align 839 %10 = fadd double %9, %940 %11 = fadd double %10, %941 store double %11, ptr %8, align 842 %12 = getelementptr inbounds double, ptr %x, i64 343 %13 = load double, ptr %12, align 844 %14 = fadd double %13, %1345 %15 = fadd double %14, %1346 store double %15, ptr %12, align 847 ret void48}49 50define void @store_chains_prefer_width_attr(ptr %x) #0 {51; ANY-LABEL: @store_chains_prefer_width_attr(52; ANY-NEXT: [[TMP2:%.*]] = load <2 x double>, ptr [[X:%.*]], align 853; ANY-NEXT: [[TMP3:%.*]] = fadd <2 x double> [[TMP2]], [[TMP2]]54; ANY-NEXT: [[TMP4:%.*]] = fadd <2 x double> [[TMP3]], [[TMP2]]55; ANY-NEXT: store <2 x double> [[TMP4]], ptr [[X]], align 856; ANY-NEXT: [[TMP6:%.*]] = getelementptr inbounds double, ptr [[X]], i64 257; ANY-NEXT: [[TMP8:%.*]] = load <2 x double>, ptr [[TMP6]], align 858; ANY-NEXT: [[TMP9:%.*]] = fadd <2 x double> [[TMP8]], [[TMP8]]59; ANY-NEXT: [[TMP10:%.*]] = fadd <2 x double> [[TMP9]], [[TMP8]]60; ANY-NEXT: store <2 x double> [[TMP10]], ptr [[TMP6]], align 861; ANY-NEXT: ret void62;63 %1 = load double, ptr %x, align 864 %2 = fadd double %1, %165 %3 = fadd double %2, %166 store double %3, ptr %x, align 867 %4 = getelementptr inbounds double, ptr %x, i64 168 %5 = load double, ptr %4, align 869 %6 = fadd double %5, %570 %7 = fadd double %6, %571 store double %7, ptr %4, align 872 %8 = getelementptr inbounds double, ptr %x, i64 273 %9 = load double, ptr %8, align 874 %10 = fadd double %9, %975 %11 = fadd double %10, %976 store double %11, ptr %8, align 877 %12 = getelementptr inbounds double, ptr %x, i64 378 %13 = load double, ptr %12, align 879 %14 = fadd double %13, %1380 %15 = fadd double %14, %1381 store double %15, ptr %12, align 882 ret void83}84 85attributes #0 = { "prefer-vector-width"="128" }86