brintos

brintos / llvm-project-archived public Read only

0
0
Text · 3.3 KiB · 57f89d2 Raw
54 lines · plain
1; NOTE: Assertions have been autogenerated by utils/update_test_checks.py2; RUN: opt < %s -passes='sroa<preserve-cfg>' -S | FileCheck %s --check-prefixes=CHECK3; RUN: opt < %s -passes='sroa<modify-cfg>' -S | FileCheck %s --check-prefixes=CHECK4 5; This test checks that SROA runs mem2reg on structure that contains6; homogeneous scalable vectors.7 8%struct.test = type { <vscale x 1 x i32>, <vscale x 1 x i32> }9 10define %struct.test @alloca(<vscale x 1 x i32> %x, <vscale x 1 x i32> %y) {11; CHECK-LABEL: @alloca(12; CHECK-NEXT:    [[AGG0:%.*]] = insertvalue [[STRUCT_TEST:%.*]] undef, <vscale x 1 x i32> [[X:%.*]], 013; CHECK-NEXT:    [[AGG1:%.*]] = insertvalue [[STRUCT_TEST]] [[AGG0]], <vscale x 1 x i32> [[Y:%.*]], 114; CHECK-NEXT:    ret [[STRUCT_TEST]] [[AGG1]]15;16  %addr = alloca %struct.test, align 417  %agg0 = insertvalue %struct.test undef, <vscale x 1 x i32> %x, 018  %agg1 = insertvalue %struct.test %agg0, <vscale x 1 x i32> %y, 119  store %struct.test %agg1, ptr %addr, align 420  %val = load %struct.test, ptr %addr, align 421  ret %struct.test %val22}23 24 25define { <vscale x 2 x i32>, <vscale x 2 x i32> } @return_tuple(<vscale x 2 x i32> %v_tuple.coerce0, <vscale x 2 x i32> %v_tuple.coerce1) {26; CHECK-LABEL: @return_tuple(27; CHECK-NEXT:  entry:28; CHECK-NEXT:    [[TMP0:%.*]] = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } poison, <vscale x 2 x i32> [[V_TUPLE_COERCE0:%.*]], 029; CHECK-NEXT:    [[TMP1:%.*]] = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } [[TMP0]], <vscale x 2 x i32> [[V_TUPLE_COERCE1:%.*]], 130; CHECK-NEXT:    [[COERCE_EXTRACT0:%.*]] = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } [[TMP1]], 031; CHECK-NEXT:    [[COERCE_EXTRACT1:%.*]] = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } [[TMP1]], 132; CHECK-NEXT:    [[CALL:%.*]] = call { <vscale x 2 x i32>, <vscale x 2 x i32> } @foo(<vscale x 2 x i32> [[COERCE_EXTRACT0]], <vscale x 2 x i32> [[COERCE_EXTRACT1]])33; CHECK-NEXT:    ret { <vscale x 2 x i32>, <vscale x 2 x i32> } [[CALL]]34;35entry:36  %v_tuple = alloca { <vscale x 2 x i32>, <vscale x 2 x i32> }, align 437  %v_tuple.addr = alloca { <vscale x 2 x i32>, <vscale x 2 x i32> }, align 438  %coerce = alloca { <vscale x 2 x i32>, <vscale x 2 x i32> }, align 439  %0 = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } poison, <vscale x 2 x i32> %v_tuple.coerce0, 040  %1 = insertvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } %0, <vscale x 2 x i32> %v_tuple.coerce1, 141  store { <vscale x 2 x i32>, <vscale x 2 x i32> } %1, ptr %v_tuple, align 442  %v_tuple1 = load { <vscale x 2 x i32>, <vscale x 2 x i32> }, ptr %v_tuple, align 443  store { <vscale x 2 x i32>, <vscale x 2 x i32> } %v_tuple1, ptr %v_tuple.addr, align 444  %2 = load { <vscale x 2 x i32>, <vscale x 2 x i32> }, ptr %v_tuple.addr, align 445  store { <vscale x 2 x i32>, <vscale x 2 x i32> } %2, ptr %coerce, align 446  %coerce.tuple = load { <vscale x 2 x i32>, <vscale x 2 x i32> }, ptr %coerce, align 447  %coerce.extract0 = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } %coerce.tuple, 048  %coerce.extract1 = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } %coerce.tuple, 149  %call = call { <vscale x 2 x i32>, <vscale x 2 x i32> } @foo(<vscale x 2 x i32> %coerce.extract0, <vscale x 2 x i32> %coerce.extract1)50  ret { <vscale x 2 x i32>, <vscale x 2 x i32> } %call51}52 53declare { <vscale x 2 x i32>, <vscale x 2 x i32> } @foo(<vscale x 2 x i32>, <vscale x 2 x i32>)54