80 lines · plain
1# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py2# RUN: llvm-mca -mtriple=x86_64-unknown-unknown -mcpu=x86-64 -timeline -timeline-max-iterations=3 -iterations=1500 < %s | FileCheck %s3 4# The SBB does not depend on the value of register EAX. That means, it doesn't5# have to wait for the IMUL to write-back on EAX. However, it still depends on6# the ADD for EFLAGS.7 8imul %edx, %eax9add %edx, %edx10sbb %eax, %eax11 12# CHECK: Iterations: 150013# CHECK-NEXT: Instructions: 450014# CHECK-NEXT: Total Cycles: 750315# CHECK-NEXT: Total uOps: 600016 17# CHECK: Dispatch Width: 418# CHECK-NEXT: uOps Per Cycle: 0.8019# CHECK-NEXT: IPC: 0.6020# CHECK-NEXT: Block RThroughput: 1.021 22# CHECK: Instruction Info:23# CHECK-NEXT: [1]: #uOps24# CHECK-NEXT: [2]: Latency25# CHECK-NEXT: [3]: RThroughput26# CHECK-NEXT: [4]: MayLoad27# CHECK-NEXT: [5]: MayStore28# CHECK-NEXT: [6]: HasSideEffects (U)29 30# CHECK: [1] [2] [3] [4] [5] [6] Instructions:31# CHECK-NEXT: 1 3 1.00 imull %edx, %eax32# CHECK-NEXT: 1 1 0.33 addl %edx, %edx33# CHECK-NEXT: 2 2 0.67 sbbl %eax, %eax34 35# CHECK: Resources:36# CHECK-NEXT: [0] - SBDivider37# CHECK-NEXT: [1] - SBFPDivider38# CHECK-NEXT: [2] - SBPort039# CHECK-NEXT: [3] - SBPort140# CHECK-NEXT: [4] - SBPort441# CHECK-NEXT: [5] - SBPort542# CHECK-NEXT: [6.0] - SBPort2343# CHECK-NEXT: [6.1] - SBPort2344 45# CHECK: Resource pressure per iteration:46# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1]47# CHECK-NEXT: - - 1.33 1.33 - 1.33 - -48 49# CHECK: Resource pressure by instruction:50# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6.0] [6.1] Instructions:51# CHECK-NEXT: - - - 1.00 - - - - imull %edx, %eax52# CHECK-NEXT: - - 0.33 0.33 - 0.34 - - addl %edx, %edx53# CHECK-NEXT: - - 1.00 - - 1.00 - - sbbl %eax, %eax54 55# CHECK: Timeline view:56# CHECK-NEXT: 0123456757# CHECK-NEXT: Index 012345678958 59# CHECK: [0,0] DeeeER . . . imull %edx, %eax60# CHECK-NEXT: [0,1] DeE--R . . . addl %edx, %edx61# CHECK-NEXT: [0,2] D===eeER . . . sbbl %eax, %eax62# CHECK-NEXT: [1,0] .D====eeeER . . imull %edx, %eax63# CHECK-NEXT: [1,1] .DeE------R . . addl %edx, %edx64# CHECK-NEXT: [1,2] .D=======eeER . . sbbl %eax, %eax65# CHECK-NEXT: [2,0] . D========eeeER . imull %edx, %eax66# CHECK-NEXT: [2,1] . DeE----------R . addl %edx, %edx67# CHECK-NEXT: [2,2] . D===========eeER sbbl %eax, %eax68 69# CHECK: Average Wait times (based on the timeline view):70# CHECK-NEXT: [0]: Executions71# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue72# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready73# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage74 75# CHECK: [0] [1] [2] [3]76# CHECK-NEXT: 0. 3 5.0 0.3 0.0 imull %edx, %eax77# CHECK-NEXT: 1. 3 1.0 0.3 6.0 addl %edx, %edx78# CHECK-NEXT: 2. 3 8.0 0.0 0.0 sbbl %eax, %eax79# CHECK-NEXT: 3 4.7 0.2 2.0 <total>80