brintos

brintos / linux-shallow public Read only

0
0
Text · 6.5 KiB · db081fc Raw
179 lines · c
1/* SPDX-License-Identifier: GPL-2.02 *3 * Copyright 2016-2018 HabanaLabs, Ltd.4 * All Rights Reserved.5 *6 */7 8/************************************9 ** This is an auto-generated file **10 **       DO NOT EDIT BELOW        **11 ************************************/12 13#ifndef ASIC_REG_TPC4_QM_REGS_H_14#define ASIC_REG_TPC4_QM_REGS_H_15 16/*17 *****************************************18 *   TPC4_QM (Prototype: QMAN)19 *****************************************20 */21 22#define mmTPC4_QM_GLBL_CFG0                                          0xF0800023 24#define mmTPC4_QM_GLBL_CFG1                                          0xF0800425 26#define mmTPC4_QM_GLBL_PROT                                          0xF0800827 28#define mmTPC4_QM_GLBL_ERR_CFG                                       0xF0800C29 30#define mmTPC4_QM_GLBL_ERR_ADDR_LO                                   0xF0801031 32#define mmTPC4_QM_GLBL_ERR_ADDR_HI                                   0xF0801433 34#define mmTPC4_QM_GLBL_ERR_WDATA                                     0xF0801835 36#define mmTPC4_QM_GLBL_SECURE_PROPS                                  0xF0801C37 38#define mmTPC4_QM_GLBL_NON_SECURE_PROPS                              0xF0802039 40#define mmTPC4_QM_GLBL_STS0                                          0xF0802441 42#define mmTPC4_QM_GLBL_STS1                                          0xF0802843 44#define mmTPC4_QM_PQ_BASE_LO                                         0xF0806045 46#define mmTPC4_QM_PQ_BASE_HI                                         0xF0806447 48#define mmTPC4_QM_PQ_SIZE                                            0xF0806849 50#define mmTPC4_QM_PQ_PI                                              0xF0806C51 52#define mmTPC4_QM_PQ_CI                                              0xF0807053 54#define mmTPC4_QM_PQ_CFG0                                            0xF0807455 56#define mmTPC4_QM_PQ_CFG1                                            0xF0807857 58#define mmTPC4_QM_PQ_ARUSER                                          0xF0807C59 60#define mmTPC4_QM_PQ_PUSH0                                           0xF0808061 62#define mmTPC4_QM_PQ_PUSH1                                           0xF0808463 64#define mmTPC4_QM_PQ_PUSH2                                           0xF0808865 66#define mmTPC4_QM_PQ_PUSH3                                           0xF0808C67 68#define mmTPC4_QM_PQ_STS0                                            0xF0809069 70#define mmTPC4_QM_PQ_STS1                                            0xF0809471 72#define mmTPC4_QM_PQ_RD_RATE_LIM_EN                                  0xF080A073 74#define mmTPC4_QM_PQ_RD_RATE_LIM_RST_TOKEN                           0xF080A475 76#define mmTPC4_QM_PQ_RD_RATE_LIM_SAT                                 0xF080A877 78#define mmTPC4_QM_PQ_RD_RATE_LIM_TOUT                                0xF080AC79 80#define mmTPC4_QM_CQ_CFG0                                            0xF080B081 82#define mmTPC4_QM_CQ_CFG1                                            0xF080B483 84#define mmTPC4_QM_CQ_ARUSER                                          0xF080B885 86#define mmTPC4_QM_CQ_PTR_LO                                          0xF080C087 88#define mmTPC4_QM_CQ_PTR_HI                                          0xF080C489 90#define mmTPC4_QM_CQ_TSIZE                                           0xF080C891 92#define mmTPC4_QM_CQ_CTL                                             0xF080CC93 94#define mmTPC4_QM_CQ_PTR_LO_STS                                      0xF080D495 96#define mmTPC4_QM_CQ_PTR_HI_STS                                      0xF080D897 98#define mmTPC4_QM_CQ_TSIZE_STS                                       0xF080DC99 100#define mmTPC4_QM_CQ_CTL_STS                                         0xF080E0101 102#define mmTPC4_QM_CQ_STS0                                            0xF080E4103 104#define mmTPC4_QM_CQ_STS1                                            0xF080E8105 106#define mmTPC4_QM_CQ_RD_RATE_LIM_EN                                  0xF080F0107 108#define mmTPC4_QM_CQ_RD_RATE_LIM_RST_TOKEN                           0xF080F4109 110#define mmTPC4_QM_CQ_RD_RATE_LIM_SAT                                 0xF080F8111 112#define mmTPC4_QM_CQ_RD_RATE_LIM_TOUT                                0xF080FC113 114#define mmTPC4_QM_CQ_IFIFO_CNT                                       0xF08108115 116#define mmTPC4_QM_CP_MSG_BASE0_ADDR_LO                               0xF08120117 118#define mmTPC4_QM_CP_MSG_BASE0_ADDR_HI                               0xF08124119 120#define mmTPC4_QM_CP_MSG_BASE1_ADDR_LO                               0xF08128121 122#define mmTPC4_QM_CP_MSG_BASE1_ADDR_HI                               0xF0812C123 124#define mmTPC4_QM_CP_MSG_BASE2_ADDR_LO                               0xF08130125 126#define mmTPC4_QM_CP_MSG_BASE2_ADDR_HI                               0xF08134127 128#define mmTPC4_QM_CP_MSG_BASE3_ADDR_LO                               0xF08138129 130#define mmTPC4_QM_CP_MSG_BASE3_ADDR_HI                               0xF0813C131 132#define mmTPC4_QM_CP_LDMA_TSIZE_OFFSET                               0xF08140133 134#define mmTPC4_QM_CP_LDMA_SRC_BASE_LO_OFFSET                         0xF08144135 136#define mmTPC4_QM_CP_LDMA_SRC_BASE_HI_OFFSET                         0xF08148137 138#define mmTPC4_QM_CP_LDMA_DST_BASE_LO_OFFSET                         0xF0814C139 140#define mmTPC4_QM_CP_LDMA_DST_BASE_HI_OFFSET                         0xF08150141 142#define mmTPC4_QM_CP_LDMA_COMMIT_OFFSET                              0xF08154143 144#define mmTPC4_QM_CP_FENCE0_RDATA                                    0xF08158145 146#define mmTPC4_QM_CP_FENCE1_RDATA                                    0xF0815C147 148#define mmTPC4_QM_CP_FENCE2_RDATA                                    0xF08160149 150#define mmTPC4_QM_CP_FENCE3_RDATA                                    0xF08164151 152#define mmTPC4_QM_CP_FENCE0_CNT                                      0xF08168153 154#define mmTPC4_QM_CP_FENCE1_CNT                                      0xF0816C155 156#define mmTPC4_QM_CP_FENCE2_CNT                                      0xF08170157 158#define mmTPC4_QM_CP_FENCE3_CNT                                      0xF08174159 160#define mmTPC4_QM_CP_STS                                             0xF08178161 162#define mmTPC4_QM_CP_CURRENT_INST_LO                                 0xF0817C163 164#define mmTPC4_QM_CP_CURRENT_INST_HI                                 0xF08180165 166#define mmTPC4_QM_CP_BARRIER_CFG                                     0xF08184167 168#define mmTPC4_QM_CP_DBG_0                                           0xF08188169 170#define mmTPC4_QM_PQ_BUF_ADDR                                        0xF08300171 172#define mmTPC4_QM_PQ_BUF_RDATA                                       0xF08304173 174#define mmTPC4_QM_CQ_BUF_ADDR                                        0xF08308175 176#define mmTPC4_QM_CQ_BUF_RDATA                                       0xF0830C177 178#endif /* ASIC_REG_TPC4_QM_REGS_H_ */179